

C3 - PLL - 2

**Phase-locked Loop (PLL)
Frequency Synthesizer IP Core**

Implemented in DIGICC™ Technology





**Cologne Chip AG
Eintrachtstrasse 113
D - 50668 Köln
Germany**

Tel.: +49 (0) 221 / 91 24-0

Fax: +49 (0) 221 / 91 24-100

<http://www.C3ip.com>

<http://www.CologneChip.com>

support@CologneChip.com

Copyright 1994 - 2005 Cologne Chip AG
All Rights Reserved

The information presented can not be considered as assured characteristics. Data can change without notice.

Parts of the information presented may be protected by patent or other rights.

Cologne Chip products are not designed, intended, or authorized for use in any application intended to support or sustain life, or for any other application in which the failure of the Cologne Chip product could create a situation where personal injury or death may occur.

Contents

1 DIGICC™ technology	5
2 C3-PLL-2 overview	6
3 C3-PLL-2 pinout	7
4 PLL operation	8
5 PLL configuration	12
5.1 Overview	12
5.2 Step 1: Determination of the entire solution space for the oscillator-to-output relation	12
5.3 Step 2: Determination of the entire solution space for the input-to-output relation . .	13
5.4 Step 3: Approximation quality (approximation only)	14
5.5 Step 4: Calculation of all existing solutions or a set of good solutions	15
5.6 Step 5: Selection of the best PLL configuration setting	16
5.7 PLL configuration settings for exemplary input/output frequencies	16
6 Electrical Performance	19
7 Deliverables	19
References	19

1 DIGICC™ technology

Background

Being successful in ASIC design for over ten years, the experience of Cologne Chip's R&D team in digital engineering has led to an in-depth know-how especially in the field of telecommunication interfaces. Millions of sold microchips underline the company's expertise in ASIC and FPGA design. This core competence of Cologne Chip becomes now IP core competence: Cologne Chip introduces several ASIC IPs to the market under the brand name C3IP.



Design approach

The most innovative products of these Cologne Chip IP cores for CMOS devices are based on the entirely new DIGICC™ technology. DIGICC™ increases the range of applications which can be handled by pure digital circuitries.

Up to now PLLs and furthermore analog-to-digital converters (ADC) and digital-to-analog converters (DAC) need a big portion of analog circuitry on the chip. Traditional PLLs need a voltage controlled oscillator (VCO) and loop filter. ADCs – even realized as delta sigma converters – traditionally need some switched capacitor integrators and other analog circuitries. DIGICC™-based cores offer full digital macros for these analog functions. This sounds “impossible” even for the experienced hardware engineer – but it works!

So the biggest benefit of the introduced IP cores is the scalability over a wide range of chip process technologies without requiring design efforts for each new technology. Furthermore, the DIGICC™ IP cores require less silicon space than comparable analog counterparts.

The IP cores can also be integrated in some FPGA technologies at small trade-offs.

All cores are evaluated in silicon and are even used in FPGA technology. They can easily be implemented in different digital CMOS circuits in a broad range of ASIC applications.

The DIGICC™ IP cores are protected by patents and other commercial rights.

Products

Cologne Chip introduces DIGICC™ cores for two fields of applications: C3-PLL and C3-CODEC. For both product families the analog functionality is realized with a completely digital core circuitry using standard cell libraries.

Please ask our support team for more information on these IP cores.

2 C3-PLL-2 overview

Until today hardware engineers have to rely on analog VCOs for general purpose phase-locked loops (PLL). Cologne Chip has come up now with a fully digital approach: The C3-PLL-2 core for a broad range of frequency synthesizer applications.

This document describes the PLL IP core C3-PLL-2 including feature list, pinout, block diagram, operational characteristics and electrical parameters.



The C3-PLL-2 is based on the DIGICC™ technology of Cologne Chip, which makes it possible to be easily implemented in all kinds of digital CMOS circuits as a fully digital circuit using standard cell libraries. The used circuit area is smaller than that of competing technologies. Furthermore the lock time is very short and it is even super-fast when the PLL is restarted after standby mode.

Because of its pure digital nature, the C3-PLL-2 does neither require any additional PAD or pin nor external or internal loop capacitors. External filters for the supply voltage are normally not needed. A patent is pending for this new Cologne Chip technology.

The C3-PLL-2 is based on the C3-PLL-1 IP core [2] and contains additional read/write registers with address decoder, a predivider and a post-scaler.

Technical Features

- Fully digital, designed for use with standard cell libraries for digital logic
- Implementable in any digital CMOS process technology
- Typical oscillator frequency ranges:

0.50 μm :	$f_{osc} = 60 \dots 120 \text{ MHz}$
0.35 μm :	$f_{osc} = 100 \dots 200 \text{ MHz}$
0.25 μm :	$f_{osc} = 140 \dots 280 \text{ MHz}$
0.18 μm :	$f_{osc} = 160 \dots 320 \text{ MHz}$
0.13 μm :	$f_{osc} = 180 \dots 360 \text{ MHz}$
90 nm:	$f_{osc} = 200 \dots 400 \text{ MHz}$
- Frequency multiplication range 5 .. 255
- Predivider and post-scaler with divider range 1 .. 256 each
- Jitter similar to analogue PLLs
- No additional pins or PADs
- No external loop filter or filter capacity needed
- Supply voltage filter is not required
- Very short lock time (worst case 2000 reference clocks)
- Standby mode to stop oscillator but preserve center frequency
 - super-fast slock time when returning from standby mode (only some clock cycles)
- Standby mode also reduces power consumption to zero (only leakage current)
- Very small silicon area (< 3000 gates)

Application fields

C3-PLL-2 has some outstanding benefits which makes the IP core interesting for several application fields.

- C3-PLL-2 is a clock generator device for CPUs, MCUs and peripheral devices, e.g. USB chips.
- Due to the fully digital approach, C3-PLL-2 can be used in FPGA applications.
- The very short lock time is useful in many applications where the start-up time must be very small (e.g. RF devices), especially for low power applications.

3 C3-PLL-2 pinout




Figure 1: C3-PLL-2 pinout

Table 1: Pin description of C3-PLL-2

Pin name	I/O mode	Description
FIN	I	Input clock f_{in} as reference clock
DI[7:0]	I	Data input for register write accesses
A[1:0]	I	Register address
WR_EN	I	Write enable for register access
WR_REG	I	Register write signal
NRES	I	Active low reset
FOUT	O	Output clock f_{out}
DO[7:0]	O	Data output of register read accesses
TESTOUT	O	Test output

4 PLL operation

The C3-PLL-2 is a frequency synthesizer which consists of

- the digital PLL C3-PLL-1 [1, 2] including
 - a digital controlled oscillator,
 - frequency and phase adjustment logic and
 - two programmable dividers,
- programmable predivider and post-scaler and
- three read / write registers, one read only register and one write only register (all 8 bit width)

like shown in Figures 2 and 3.




Figure 2: Detailed block diagram of C3-PLL-2




Figure 3: Detailed block diagram of the embedded C3-PLL-1

Register description

Table 2: C3-PLL-2 registers

Register			Bit / Bitmap		Description
Name	Address	I/O	Name	Number	
R_PLL_CTRL	0	write	V_PLL_NRES	[0]	'0' = PLL reset, PLL is disabled and $f_{out} = 0$ '1' = a '0' to '1' transition starts the PLL beginning with the lowest oscillator frequency
			V_PLL_TEST	[1]	Must be '0' for normal operation
			(reserved)	[4:2]	Not used, must be '000'
			V_PLL_FREEZE	[5]	'0' = normal operation '1' = standby mode
			V_OSC_DIV	[7:6]	Divisor for the oscillator divider, $M = V_OSC_DIV + 1$
R_PLL_STA	0	read	(reserved)	[6:0]	Not used, value must be ignored
			V_PLL_LOCK	[7]	'0' = PLL is unlocked or in standby mode '1' = PLL is locked
R_PLL_P	1	read / write	V_PLL_P	[7:0]	Divisor for the predivider, $P = V_PLL_P$, $V_PLL_P = 0$ has the meaning of $P = 256$
R_PLL_N	2	read / write	V_PLL_N	[7:0]	Divisor for the loop divider, $N = V_PLL_N$, 0..4 are not allowed
R_PLL_S	3	read / write	V_PLL_S	[7:0]	Divisor for the post-scaler, $S = V_PLL_S$, $V_PLL_S = 0$ has the meaning of $S = 256$

Frequency calculation

The PLL input frequency f_{ref} and output frequency f_{PLL} have the ratio

$$\frac{f_{PLL}}{f_{ref}} = N$$

with $N = R_PLL_N = 5..255$ (0..4 are not allowed).

The overall frequency ratio

$$\frac{f_{out}}{f_{in}} = \frac{N}{P \cdot S}$$

can be adjusted with the predivider and the post-scaler. Both dividers operate in the range 1..256.

An additional divider is implemented between the oscillator and the loop feedback. The oscillator covers a frequency range of

$$\frac{f_{OSC,max}}{f_{OSC,min}} > 2 .$$

The actual limiting values depend on the CMOS process technology (listed on page 6) and the delay parameter of the digital library used.

The oscillator divider can be used to generate a lower output frequency

$$f_{PLL} = \frac{f_{OSC}}{M}$$

where $M = V_OSC_DIV + 1 = 1..4$.

Furthermore, the power consumption of the C3-PLL-2 core is decreased the larger M is chosen. This is due to the fact that main parts of the PLL are clocked by the f_{PLL} pulses.

Register write access

Register values are written with $WR_EN = WR_REG = '1'$ after data input DI[7:0] and address A[1:0] are valid. Hold and setup time is 2 ns.

All registers are set to 0x00 during reset state $NRES = '0'$.

Register read access

The data port DO[7:0] issues always valid data of the addressed register.

PLL reset

Two different reset procedures are available for C3-PLL-2.

1. A programmable reset with $V_PLL_NRES = '0'$ in register R_PLL_CFG
 - resets the embedded C3-PLL-1 core,
 - switches off the f_{out} generation
 - but does not change the programming registers.

The PLL starts always with the lowest possible f_{osc} frequency after V_NRES has been set to '1'.

2. The reset signal NRES of the C3-PLL-2 core
 - resets the complete PLL including the programming registers and the embedded C3-PLL-1 core and
 - keeps the predivider and the post-scaler in reset state as long as NRES signal is low.

NRES should be low for at least 10 ns. f_{out} is switched off during reset.

Startup phase

V_PLL_NRES = '1' in register R_PLL_CTRL enables the oscillator. The PLL starts always with the lowest possible f_{osc} frequency.

During the startup phase, f_{osc} rises without overshoots until the nominal frequency is reached. This procedure takes 2000 clock cycles of f_{ref} at worst case, so that

$$t_{lock} \leq \frac{2000 \cdot P}{f_{in}} .$$

The PLL uses only the rising edge of f_{in} . Thus neither the duty cycle nor the jitter of the falling edge influence the C3-PLL-2 behavior.

The detector output signal triggers an up/down counter which is used to select the frequency of the oscillator. A fine tuning capability is implemented to achieve oscillator frequencies with a high precision.

A new value for N can be set unsynchronized to the reference frequency f_{ref} .

V_PLL_LOCK = '1' in register R_PLL_STA signals that the PLL is locked.

Jitter characteristics

Because of the operation method of the PLL, there is some jitter at the output signal f_{PLL} even if the reference signal f_{ref} has no jitter. Additionally there is some jitter induced by supply voltage noise. So if the jitter is a critical parameter special measures should be taken to reduce power supply jitter.

The overall jitter J_{tot} is

$$J_{tot} = J_{det} + J_{pow} + k \cdot J_{in}$$

where J_{det} is the deterministic jitter, J_{pow} is the jitter caused by the power supply and J_{in} is the jitter of the reference frequency f_{ref} . There is a jitter frequency dependent attenuation factor $k < 1$ between the input jitter of f_{ref} and the output jitter J_{in} .

PLL standby mode

The C3-PLL-2 can be switched into standby mode with V_PLL_FREEZE = '1' in register R_PLL_CTRL. Then the oscillator is disabled and the whole PLL logic is unlocked. The power consumption is zero, only process dependent leakage current occurs. The center frequency of the PLL is preserved because the entire state of the digital controller is stored.

After V_PLL_FREEZE has been set back to '0', a small readjustment might be necessary due to temperature drift, supply voltage drift or a slight f_{in} change. This readjustment takes only a few f_{ref} cycles, typically. So the relock time after standby is significantly shorter than the initial lock time.

The V_PLL_LOCK bit in register R_PLL_STA is '0' during standby mode.

5 PLL configuration

5.1 Overview

The PLL has four parameters P, M, N and S to be specified. This chapter explains how to determine all existing solutions for the desired pair of input / output frequencies.

When there is no exact solution, an approximation can be calculated. A suitable algorithm is shown in this chapter as well.

For PLL setup, typically two values are given:

- input frequency f_{in}
- output frequency f_{out}

Two formulas specify the frequency interrelations. The oscillator-to-output relation

$$f_{OSC} = M \cdot S \cdot f_{out} \quad (1)$$

and the input-to-output relation

$$f_{out} = \frac{N}{P \cdot S} \cdot f_{in} \quad (2)$$

describe how frequencies and divider parameters are linked together. Two secondary conditions must be taken into consideration. The oscillator frequency range

$$f_{OSC,min} \leq f_{OSC} \leq f_{OSC,max} \quad (3)$$

depends on the used technology (see Section 2 on page 6) and the output frequency cannot be greater than the maximum oscillator frequency, e.g.

$$f_{out} \leq f_{OSC,max} \quad (4)$$

5.2 Step 1: Determination of the entire solution space for the oscillator-to-output relation

The entire solution space for the oscillator-to-output relation in equation 1 is given by the oscillator operating range and the divider ranges $1 \leq M \leq 4$ and $1 \leq S \leq 256$, i.e.

$$\frac{f_{OSC,min}}{f_{out}} \leq M \cdot S \leq \frac{f_{OSC,max}}{f_{out}}$$

and

$$1 \leq M \cdot S \leq 1024 .$$

This leads to minimum and maximum values ¹

$$\begin{aligned} a_{min} &= \max \left(\left\{ \frac{f_{OSC,min}}{f_{out}} \right\}, 1 \right) \\ a_{max} &= \min \left(\left[\frac{f_{OSC,max}}{f_{out}} \right], 1024 \right) \end{aligned} \quad (5)$$

¹[x] is the largest $x \in \mathbb{N}$ which is less or equal to x . {x} is the smallest $x \in \mathbb{N}$ which is greater or equal to x .

which cover all possible $a = M \cdot S$ values².

Every $a = a_{min} \cdot a_{max}$ must be split into tuples for M and S so that

$$\mathcal{A} = \{(M, S) \mid a_{min} \leq M \cdot S \leq a_{max} \wedge M \leq 4 \wedge S \leq 256\} \subseteq \mathbb{N}_+ \times \mathbb{N}_+ \quad (6)$$

Set \mathcal{A} contains all possible tuples (M, S) and is used in step 4 afterwards.

5.3 Step 2: Determination of the entire solution space for the input-to-output relation

Exact approach

The relation of input and output frequencies

$$\frac{f_{out}}{f_{in}} = \frac{b}{c}$$

is reduced so that $b, c \in \mathbb{N}_+$ are coprime.

When the dividers are set to $N = b$ and $P \cdot S = c$, these are the smallest values that can be reached for N, P and S.



Please note !

There is no exact solution for the given pair of input and output frequencies if $b > 255$ or $c > 65\,536$. See below how approximations can be determined in this case.

Additional solutions exist in many cases. The entire solution space can be determined from this by expanding

$$\frac{b}{c} = \frac{b \cdot d}{c \cdot d} \quad ; \quad d \in \mathbb{N}_+$$

within the valid ranges. This leads to minimum and maximum values

$$d_{min} = \begin{cases} 5 & ; \quad b = 1 \\ (5 \operatorname{div} b) + 1 & ; \quad 2 \leq b \leq 4 \\ 1 & ; \quad b \geq 5 \end{cases} \quad (7)$$

$$d_{max} = \min(255 \operatorname{div} b, 65\,536 \operatorname{div} c) \quad .$$

The equation results for d_{min} are shown in Table 3.

Every $x = c \cdot d_{min} \cdot c \cdot d_{max}$ must be split into tuples for P and S so that

$$\mathcal{X} = \{(P, S) \mid d_{min} \leq \frac{P \cdot S}{c} \leq d_{max} \wedge (P \cdot S) \bmod c = 0 \wedge P \leq 256 \wedge S \leq 256\} \subseteq \mathbb{N}_+ \times \mathbb{N}_+ \quad (8)$$

Set \mathcal{X} contains all possible tuples (P, S) and is used in step 4 afterwards.

²Due to equation 4, a_{max} cannot be smaller than a_{min} .

Table 3: d_{min} determination

b	:	1	2	3	4	≥ 5
d_{min}	:	5	3	2	2	1

Approximation

There is no exact solution for the given pair of input and output frequencies when either b or c or even both values are too large. Good approximations

$$\frac{f_{out}}{f_{in}} \approx \frac{b'}{c'} \quad ; \quad b', c' \in \mathbb{N}_+ \quad (9)$$

for the output frequency might exist and are determined in the following.

As $b' \in \mathbb{N}_+$ is in the range 5 .. 255 and for every tuple (b', c') there is one

$$c'_1(b') = \left\lceil \frac{f_{in}}{f_{out}} \cdot b' \right\rceil \quad ; \quad c'_1 \in \mathbb{N}_+$$

which is a little bit too small and one

$$c'_2(b') = c'_1(b') + 1$$

which is a little bit too large, there are up to 502 approximations for equation 9. The set

$$\mathcal{F} = \mathcal{F}_1 \cup \mathcal{F}_2 \quad (10)$$

contains only those approximations which have c' in its valid range. The subsets are defined by

$$\begin{aligned} \mathcal{F}_1 &= \{(b', c') \mid 5 \leq b' \leq 255 \quad \wedge \quad c' = c'_1(b') \quad \wedge \quad c' \leq 65536\} \subseteq \mathbb{N}_+ \times \mathbb{N}_+ \\ \mathcal{F}_2 &= \{(b', c') \mid 5 \leq b' \leq 255 \quad \wedge \quad c' = c'_2(b') \quad \wedge \quad c' \leq 65536\} \subseteq \mathbb{N}_+ \times \mathbb{N}_+ \end{aligned} \quad (11)$$

and are used in step 4 afterwards.



Please note !

When \mathcal{F} is empty, there is no solution for the given pair of input and output frequencies.

5.4 Step 3: Approximation quality (approximation only)

This step has only to be executed for approximations.

All approximation results are based on the set \mathcal{F} given in equations 10 and 11. As there are good as well as very poor approximations to the desired f_{out} frequency, the tuple (b', c') which leads to the minimum frequency offset should be selected from \mathcal{F} .

The minimum frequency offset

$$\Delta f_{out,min}(b,c) = \min \left| \frac{b'}{c'} \cdot f_{in} - f_{out} \right| \quad \forall (b',c') \in \mathcal{F} \quad (12)$$

has to be found³. So the actual output frequency is

$$f'_{out} = \frac{b}{c} \cdot f_{in} .$$

The tuple (b,c) is the best approximation available in \mathcal{F} . But this is not necessarily a solution for the PLL configuration because further criteria must be fulfilled.

c stands for an integer product of P and S. The set

$$\mathcal{X} = \{(P,S) \mid P \cdot S = c \quad \wedge \quad P \leq 256 \quad \wedge \quad S \leq 256\} \subseteq \mathbb{N}_+ \times \mathbb{N}_+ \quad (13)$$

contains all valid tuples (P,S) derived from c .



Please note !

Step 3 can be varied as follows:

Equation 12 selects only the tuple (b',c') with the best approximation. Alternatively, the user could specify the minimum required precision of f_{out} . Then all tuples (b',c') can be selected that fulfill this requirement. Typically, this leads to a larger number of solutions in step 4, which then might give a better selection in step 5.

5.5 Step 4: Calculation of all existing solutions (exact approach) or a set of good solutions (approximation)

Up to here, the partial results for equations 1 and 2 are determined. These results, given in two sets \mathcal{A} (eqn. 6) and \mathcal{X} (either eqn. 8 or eqn. 13) have been determined independently from each other.

They are connected due to the fact, that both contain terms of S, namely $a = M \cdot S$ and $x = P \cdot S$.

Only those tuples of \mathcal{A} and \mathcal{X} can be a solution that have the same value for S. These fill up the set

$$\begin{aligned} \mathcal{C} = \{ & (P,M,N,S) \mid (P,S) \in \mathcal{X} \quad \wedge \quad (M,S) \in \mathcal{A} \quad \wedge \\ & N = \frac{f'_{out}}{f_{in}} \cdot P \cdot S \quad \wedge \quad 5 \leq N \leq 255\} \subseteq \mathbb{N}_+ \times \mathbb{N}_+ \times \mathbb{N}_+ \times \mathbb{N}_+ \end{aligned} \quad (14)$$

which contains all existing solutions for the given pair of input and output frequencies that can exactly be reached or that fulfill equation 12.

³ $|x|$ is the absolute value of x .

Exact approach

When C is empty, there is no exact solution for the given pair of input and output frequencies. An approximation can be calculated using equation 9 where all tuples (b', c') are eliminated that fulfill $b' \in b \cdot d_{min} \dots b \cdot d_{max}$ and $c' \in c \cdot d_{min} \dots c \cdot d_{max}$ (refer to equations 7 and 8).

Approximation

When C is empty, the selected tuple $(b, c) \in \mathcal{F}$ cannot be used for the PLL configuration setting. This tuple should be eliminated from \mathcal{F} , i.e.

$$\mathcal{F} \longrightarrow \mathcal{F} \setminus (b, c)$$

and steps 3 and 4 have to be executed again. This loop selects always the best available approximation but the approximation quality decreases with every loop iteration.

The procedure ends when either $C \neq \{\}$ or $\mathcal{F} = \{\}$.

It is unlikely that $\mathcal{F} = \{\}$ happens. This would mean that there is neither an exact nor an approximate solution even though the chosen pair of input and output frequencies are in a valid range.

5.6 Step 5: Selection of the best PLL configuration setting

Finally, the best PLL configuration setting can be selected from the solution set C . It is assumed that C is not empty.

The phase & frequency detector of the PLL should receive a high reference frequency to execute the detection procedure in small time intervals. This leads to the first selection rule:

1. selection rule: P should be as small as possible.

If several solutions of C match the first rule, it is recommended to minimize the power consumption. This is equal to a large M value:

2. selection rule: M should be as large as possible.

These two rules fix the other divider values N and S. So there is no further selection rule.

5.7 PLL configuration settings for exemplary input / output frequencies

Table 4 and 5 show examples for PLL configuration settings. The parameter tuple (P, M, N, S) is given for often used frequencies⁴. Approximate solutions have additional information about the f_{out} offset in parts per million and absolute value.

⁴A PERL script for the determination of PLL configuration settings is available on request from support@colognechip.com.

Table 4: PLL setup examples (P, M, N, S), part 1 (approximations have additional information about f_{out} offset)

f_{out} (MHz)	f_{in} (MHz)							
1.8432	1.8432	3.579545	6	7.68	10.7	12	12.288	14.31818
1.8432	(1, 4, 14, 14) exact	(2, 1, 69, 67) -1 ppm, -1 Hz	(25, 4, 192, 25) exact	(1, 4, 6, 25) exact	(13, 1, 159, 71) +15 ppm, +28 Hz	(25, 4, 96, 25) exact	(1, 2, 6, 40) exact	(8, 1, 69, 67) -1 ppm, -1 Hz
3.579545	(3, 2, 134, 23) +1 ppm, +2 Hz	(1, 4, 7, 7) exact	(4, 1, 105, 44) +1 ppm, +1 Hz	(59, 4, 220, 8) +32 ppm, +116 Hz	(79, 4, 185, 7) +5 ppm, +21 Hz	(8, 1, 105, 44) +1 ppm, +1 Hz	(5, 1, 67, 46) +1 ppm, +2 Hz	(1, 2, 5, 20) exact
6	(3, 1, 166, 17) -94 ppm, -564 Hz	(5, 1, 176, 21) +1 ppm, +1 Hz	(1, 4, 5, 5) exact	(1, 1, 25, 32) exact	(1, 3, 5, 10) exact	(8, 1, 125, 32) exact	(5, 1, 44, 21) +1 ppm, +1 Hz	
7.68	(1, 4, 25, 6) exact	(5, 2, 118, 11) -32 ppm, -248 Hz	(1, 1, 32, 25) exact	(1, 4, 5, 5) exact	(41, 3, 206, 7) +18 ppm, +139 Hz	(1, 1, 16, 25) exact	(1, 3, 5, 8) exact	(53, 3, 199, 7) +13 ppm, +101 Hz
10.7	(2, 1, 209, 18) +74 ppm, +800 Hz	(5, 1, 254, 17) -324 ppm, -3477 Hz	(4, 1, 107, 15) exact	(9, 1, 163, 13) -47 ppm, -512 Hz	(1, 3, 5, 5) exact	(8, 1, 107, 15) exact	(21, 2, 128, 7) -22 ppm, -244 Hz	(31, 3, 139, 6) +13 ppm, +145 Hz
12	(3, 1, 254, 13) +369 ppm, +4430 Hz	(6, 1, 181, 9) -157 ppm, -1895 Hz	(1, 4, 6, 3) exact	(1, 1, 25, 16) exact	(1, 3, 5, 5) exact	(8, 1, 125, 16) exact	(7, 1, 88, 15) -1 ppm, -1 Hz	
12.288	(1, 4, 20, 3) exact	(2, 1, 103, 15) +144 ppm, +1771 Hz	(8, 1, 213, 13) +37 ppm, +461 Hz	(1, 3, 8, 5) exact	(31, 3, 178, 5) -21 ppm, -258 Hz	(25, 3, 128, 5) exact	(1, 3, 5, 5) exact	(67, 4, 230, 4) -1 ppm, -9 Hz
14.31818	(1, 1, 101, 13) +144 ppm, +2066 Hz	(1, 4, 8, 2) exact	(4, 1, 105, 11) +1 ppm, +1 Hz	(59, 4, 220, 2) +32 ppm, +464 Hz	(17, 3, 91, 4) +65 ppm, +937 Hz	(8, 1, 105, 11) +1 ppm, +1 Hz	(23, 2, 134, 5) +1 ppm, +11 Hz	(1, 2, 5, 5) exact
16	(5, 2, 217, 5) -64 ppm, -1024 Hz	(7, 1, 219, 7) -101 ppm, -1625 Hz	(1, 4, 8, 3) exact	(1, 1, 25, 12) exact	(1, 2, 8, 6) exact	(8, 1, 125, 12) exact	(71, 4, 238, 3) -80 ppm, -1282 Hz	
24.576	(1, 2, 40, 3) exact	(3, 1, 103, 5) +144 ppm, +3542 Hz	(13, 2, 213, 4) +37 ppm, +923 Hz	(1, 1, 16, 5) exact	(8, 1, 147, 8) +22 ppm, +562 Hz	(13, 1, 213, 8) +37 ppm, +923 Hz	(1, 2, 6, 3) exact	(67, 4, 230, 2) -1 ppm, -19 Hz
25	(2, 1, 217, 8) -64 ppm, -1600 Hz	(6, 1, 251, 6) -1704 ppm, -42616 Hz	(1, 1, 25, 6) exact	(47, 4, 153, 1) +34 ppm, +851 Hz	(107, 4, 250, 1) exact	(2, 1, 25, 6) exact	(29, 4, 59, 1) -11 ppm, -275 Hz	(9, 1, 110, 7) -1 ppm, -3 Hz
32.768	(3, 2, 160, 3) exact	(13, 4, 119, 1) -42 ppm, -1395 Hz	(13, 4, 71, 1) +37 ppm, +1230 Hz	(3, 1, 64, 5) exact	(4, 1, 49, 4) +22 ppm, +750 Hz	(13, 3, 71, 2) +37 ppm, +1230 Hz	(1, 2, 8, 3) exact	(13, 1, 119, 4) -42 ppm, -1395 Hz
33	(2, 1, 179, 5) -203 ppm, -6720 Hz	(23, 4, 212, 1) -179 ppm, -5933 Hz	(1, 3, 11, 2) exact	(37, 4, 159, 1) +98 ppm, +3243 Hz	(71, 4, 219, 1) +128 ppm, +4225 Hz	(1, 1, 11, 4) exact	(89, 4, 239, 1) -57 ppm, -1887 Hz	(21, 1, 242, 5) -1 ppm, -4 Hz
48	(1, 4, 26, 1) -1600 ppm, -76800 Hz	(17, 4, 228, 1) +166 ppm, +8015 Hz	(1, 4, 8, 1) exact	(1, 1, 25, 4) exact	(35, 4, 157, 1) -59 ppm, -2857 Hz	(1, 2, 8, 2) exact	(8, 1, 125, 4) exact	(71, 4, 238, 1) -80 ppm, -3847 Hz
49.152	(1, 1, 80, 3) exact	(5, 1, 206, 3) +144 ppm, +7084 Hz	(13, 2, 213, 2) +37 ppm, +1846 Hz	(5, 4, 32, 1) exact	(8, 1, 147, 4) +22 ppm, +1125 Hz	(13, 1, 213, 4) +37 ppm, +1846 Hz	(1, 2, 8, 2) exact	(67, 4, 230, 1) -1 ppm, -38 Hz
66	(5, 3, 179, 1) -203 ppm, -13440 Hz	(3, 1, 166, 3) +344 ppm, +22718 Hz	(1, 3, 11, 1) exact	(9, 1, 232, 3) -134 ppm, -8888 Hz	(2, 1, 37, 3) -252 ppm, -16666 Hz	(1, 1, 11, 2) exact	(35, 3, 188, 1) +62 ppm, +4114 Hz	(41, 3, 189, 1) +50 ppm, +3317 Hz

Table 5: PLL setup examples (P,M,N,S), part 2 (approximations have additional information about f_{out} offset)

f_{out} (MHz)	f_{in} (MHz)	16	24.576	25	32.768	33	48	49.152	66
1.8432	(25, 4, 72, 25) exact	(1, 1, 6, 80) exact	(9, 1, 71, 107) -1 ppm , -1 Hz	(2, 1, 9, 80) exact	(31, 1, 187, 108) -5 ppm , -10 Hz	(25, 4, 24, 25) exact	(2, 1, 6, 80) exact	(125, 1, 192, 55) exact	
3.579545	(61, 3, 232, 17) +3 ppm , +11 Hz	(10, 1, 67, 46) +1 ppm , +2 Hz	(8, 1, 63, 55) +1 ppm , +1 Hz	(40, 1, 201, 46) +1 ppm , +2 Hz	(22, 1, 105, 44) +1 ppm , +1 Hz	(32, 1, 105, 44) +1 ppm , +1 Hz	(20, 1, 67, 46) +1 ppm , +2 Hz	(44, 1, 105, 44) +1 ppm , +1 Hz	
6	(1, 2, 6, 16) exact	(16, 1, 125, 32) exact	(1, 1, 6, 25) exact	(223, 4, 245, 6) +19 ppm , +119 Hz	(1, 1, 6, 33) exact	(2, 1, 5, 20) exact	(32, 1, 125, 32) exact	(2, 1, 6, 33) exact	
7.68	(1, 1, 12, 25) exact	(1, 1, 5, 16) exact	(25, 1, 192, 25) exact	(4, 1, 15, 16) exact	(11, 1, 64, 25) exact	(2, 1, 8, 25) exact	(2, 1, 5, 16) exact	(11, 1, 32, 25) exact	
10.7	(10, 1, 107, 16) exact	(89, 4, 155, 4) +21 ppm , +224 Hz	(25, 1, 107, 10) exact	(7, 2, 16, 7) -22 ppm , -244 Hz	(22, 1, 107, 15) exact	(30, 1, 107, 16) exact	(89, 2, 155, 8) +21 ppm , +224 Hz	(44, 1, 107, 15) exact	
12	(1, 2, 6, 8) exact	(16, 1, 125, 16) exact	(5, 3, 12, 5) exact	(223, 4, 245, 3) +19 ppm , +239 Hz	(2, 1, 8, 11) exact	(2, 1, 5, 10) exact	(32, 1, 125, 16) exact	(3, 1, 6, 11) exact	
12.288	(25, 3, 96, 5) exact	(1, 1, 5, 10) exact	(59, 4, 87, 3) +11 ppm , +135 Hz	(1, 1, 6, 16) exact	(61, 2, 159, 7) +4 ppm , +56 Hz	(25, 3, 32, 5) exact	(2, 1, 5, 10) exact	(61, 1, 159, 14) +4 ppm , +56 Hz	
14.31818	(23, 1, 247, 12) +46 ppm , +660 Hz	(23, 2, 67, 5) +1 ppm , +11 Hz	(10, 1, 63, 11) +1 ppm , +1 Hz	(46, 1, 201, 10) +1 ppm , +11 Hz	(22, 1, 105, 11) +1 ppm , +1 Hz	(32, 1, 105, 11) +1 ppm , +1 Hz	(23, 1, 67, 10) +1 ppm , +11 Hz	(44, 1, 105, 11) +1 ppm , +1 Hz	
16	(1, 2, 5, 5) exact	(16, 1, 125, 12) exact	(5, 2, 16, 5) exact	(32, 1, 125, 8) exact	(3, 1, 16, 11) exact	(2, 1, 6, 9) exact	(32, 1, 125, 12) exact	(3, 1, 8, 11) exact	
24.576	(25, 1, 192, 5) exact	(1, 1, 5, 5) exact	(59, 4, 116, 2) +11 ppm , +271 Hz	(1, 1, 6, 8) exact	(111, 2, 248, 3) +23 ppm , +576 Hz	(25, 1, 64, 5) exact	(2, 1, 5, 5) exact	(61, 1, 159, 7) +4 ppm , +112 Hz	
25	(2, 1, 25, 8) exact	(29, 4, 59, 2) -11 ppm , -275 Hz	(1, 1, 5, 5) exact	(29, 1, 177, 8) -11 ppm , -275 Hz	(11, 2, 25, 3) exact	(6, 1, 25, 8) exact	(29, 2, 59, 4) -11 ppm , -275 Hz	(11, 1, 25, 6) exact	
32.768	(26, 1, 213, 4) +37 ppm , +1230 Hz	(1, 1, 8, 6) exact	(59, 2, 232, 3) +11 ppm , +361 Hz	(1, 1, 5, 5) exact	(71, 3, 141, 2) -12 ppm , -394 Hz	(26, 1, 71, 4) +37 ppm , +1230 Hz	(2, 1, 8, 6) exact	(71, 1, 141, 4) -12 ppm , -394 Hz	
33	(4, 1, 33, 4) exact	(89, 3, 239, 2) -57 ppm , -1887 Hz	(5, 1, 33, 5) exact	(47, 2, 142, 3) +12 ppm , +397 Hz	(1, 1, 5, 5) exact	(4, 1, 11, 4) exact	(71, 2, 143, 3) -37 ppm , -1239 Hz	(2, 1, 5, 5) exact	
48	(1, 2, 6, 2) exact	(16, 1, 125, 4) exact	(25, 4, 48, 1) exact	(71, 4, 104, 1) -37 ppm , -1802 Hz	(11, 4, 16, 1) exact	(2, 1, 6, 3) exact	(32, 1, 125, 4) exact	(11, 4, 8, 1) exact	
49.152	(83, 4, 255, 1) +94 ppm , +4626 Hz	(1, 1, 6, 3) exact	(59, 4, 116, 1) +11 ppm , +542 Hz	(1, 1, 6, 4) exact	(143, 4, 213, 1) +37 ppm , +1846 Hz	(125, 4, 128, 1) exact	(2, 1, 6, 3) exact	(111, 1, 248, 3) +23 ppm , +1153 Hz	
66	(4, 1, 33, 2) exact	(89, 3, 239, 1) -57 ppm , -3775 Hz	(25, 3, 66, 1) exact	(71, 3, 143, 1) -37 ppm , -2478 Hz	(1, 1, 6, 3) exact	(4, 1, 11, 2) exact	(89, 1, 239, 2) -57 ppm , -3775 Hz	(2, 1, 6, 3) exact	

6 Electrical Performance

The electrical parameters given in Table 6 are valid over the full process range with respect to all process technologies listed on page 6, over the full temperature range 0..70 °C and over the full voltage range $V_{DD} \pm 10\%$.

Table 6: Electrical performance (over the full process, temperature and voltage range)

Parameter	Symbol	min.	typ.	max.	Unit
Oscillator Frequency	f_{osc}	100		200	MHz
Multiplication Factor	N	5		255	
Deterministic Jitter ^{*1}			120	250	ps
Jitter from Supply Voltage Noise ^{*2}		1		2.6	ps/mV
Duty cycle of FOUT		40		60	%
NRES low time		10			ns
Power consumption					
in operation			^{*3}		mW
standby ^{*4}		0	10	100	μ W

^{*1}: Clock-to-clock

^{*2}: Clock-to-clock, peak-to-peak noise voltage

^{*3}: Depends on process technology and output frequency

^{*4}: Depends on leakage current of the actual process technology

7 Deliverables

Cologne Chip IP cores consist of a simulated netlist for the destination technology, test vectors for a digital tester environment and behavioral models for evaluation purposes. It can be obtained directly from Cologne Chip. Please contact our Support Team at support@colognechip.com.

The business model for C3IP depends on the specific customer case. It could be for example a general licence for a semiconductor company, a one time licence for an ASIC project or a royalty based model for design houses.

References

- [1] Cologne Chip AG. *DIGICCTM PLL Technology*, November 2004.
- [2] Cologne Chip AG. *C3-PLL-1– Phase-locked Loop (PLL) Frequency Multiplier IP Core*, May 2005.



Cologne Chip AG
Data Sheet of C3-PLL-2

